Skip to main content
Ctrl+K
FABulous Documentation v0.1.0 - Home FABulous Documentation v0.1.0 - Home
  • Quick start
  • Development
  • Building fabric
  • Fabric definition
  • FABulous Fabric Automation
    • FPGA CAD-tool parameterization
    • RTL to Bitstream
    • Simulation and emulation
    • Chip Gallery
    • Definitions and abbreviations
    • Team and Contact
    • Publications
    • API Reference
  • GitHub
  • Quick start
  • Development
  • Building fabric
  • Fabric definition
  • FABulous Fabric Automation
  • FPGA CAD-tool parameterization
  • RTL to Bitstream
  • Simulation and emulation
  • Chip Gallery
  • Definitions and abbreviations
  • Team and Contact
  • Publications
  • API Reference
  • GitHub
  • FPGA CAD-tool parameterization

FPGA CAD-tool parameterization#

(Generation of Yosys, nextpnr and VPR models)

  • Yosys models
  • Nextpnr models

previous

FABulous Fabric Automation

next

Yosys models

previous

FABulous Fabric Automation

next

Yosys models

This Page

  • Show Source

© Copyright 2021, University of Manchester.

Created using Sphinx 8.2.3.

Built with the PyData Sphinx Theme 0.16.1.